



Applied Brain Research

Intelligence. No connection required.

DAC - AI on the Edge Roundtable

Chris Eliasmith, CEO

chris.eliasmith@appliedbrainresearch.com

ABR Edge Successes


- Record setting extreme edge implementations for keyword spotting
 - ARM M4 (2% accuracy, 10x latency)
 - Intel Loihi neuromorphic chip (5x power)

Full Stack SaaS

- No-code model development
- State-of-the-art accuracy, size, power

Now

- New chip



Challenge

- Better AI \Rightarrow larger AI
- Larger AI \Rightarrow more memory
- \therefore Memory density is critical
- Large memory \Rightarrow large leakage

How do you get large memory with low power?

Solution

1.2x memory reduction from LMU

1. MRAM

- Better memory density
- Non-volatile
- Slow (no problem)
- Write longevity (no problem)

Result: 100x low power for real-time large-scale AI


ChatChip

- Mobile full speech/dialog
- Automatic captioning
- Language modeling
- Audio environment monitor
- On-device voice manuals
- High-privacy full voice
- In-ear translation

MPW Nov 23
Dev Kit Q1-24

SignalChip

- Wearables
- Heartbeat, breathing, other biosignals
- Predictive maintenance
- Signal prediction (control)
- Anomaly detection
- Advanced noise suppression



Get the first Chat and Signal Chip Dev Kits. Sign-Up Now!

Expected delivery Q1 2024. Limited quantities available.

Complete Voice Assistant on one small chip

- Speech Recognition
- Language Understanding
- Text to Speech
- Dialogue Management

Signal Processing from the data center to the edge

- Pattern Recognition
- Anomaly Detection
- Signal Classification

Reserve your dev kit at: www.appliedbrainresearch.com/contact

For more information, please contact: sales@appliedbrainresearch.com

ABR's Time Series Processing (TSP) chip family



Problem

Current chips <100 mW



- Keywords
- Key phrases
- Simple event detection


Solution

ABR's **ChatChip** < 50 mW

- Full Speech Recognition (ASR)
- Language Models
- Text-to-speech

ABR's **SignalChip** < 50 mW

- Biosignal processing
- Difficult anomaly detection
- Sophisticated noise filtering



ABR enables previously unachievable edge applications

Proprietary advantage

ABR's Legendre Memory Unit (LMU)




**First state space
neural network**



**Proven
mathematically
optimal**



**State-of-the-art
benchmarks**



**Full stack from
training to HW**



**Better scaling for
large models**

The LMU makes large-scale time series AI at the edge possible

ABR Time Series Processor (TSP)


- Power < 100μW idle < 50mW
for full Automatic Speech Recognition (ASR)
- 22nm standard digital process
- MRAM for low size and power

Integration

- UART, GPIO, SPI, QSPI
- PDM/I²S interface

Design and tapeout

- **ABR** designed RTL and compiler
- November 2023 MPW tapeout, TSMC




ABR's TSP delivers large AI performance

The Lowest Cost and Power of full-ASR Capable Chips



Price vs Power for Full-ASR Capable Chips



David Kanter, CEO, MLCommons

There are no benchmarks for this power and capability.



Applied Brain Research

Intelligence. No connection required.

Chris Eliasmith, CEO

chris.eliasmith@appliedbrainresearch.com